<link rel="stylesheet" href="styles.f3b1fba60ec7970c.css">

Резистивні матричні дільники струму для багаторозрядних ЦАП із ваговою надлишковістю

Анотація

The article discusses resistive matrix current dividers that can be used in multi-digit digital-to-analog and analog-to-digital con-verters with weight redundancy. The proposed approaches to constructing sectional matrix current dividers in which the weights of the digits within the sections are proportional to the weights of the digits in the binary number system, and the redundancy is realized using connection resistors between the sections are given. Analytical relations are derived for calculating the values of connection resistors and terminal resis-tors in these dividers for various options for selecting these types of resistors. It is also possible to set different weight redundancy values in sectional matrix current dividers, in which the weight of the digits within the sections is proportional to the weight of the digits in the binary number system. Computer simulation of the calculated matrix current dividers was carried out using the MicroCap 11 program for analog and digital modeling of electrical and electronic circuits and the correctness of the derived relations was confirmed. Approaches to construct-ing sectional matrix current dividers in which the weights of the digits of the sections are proportional to the weights of the digits of the redundant number system based on the Fibonacci numbers are suggested. . Analytical relations are also derived for calculating the values of connection resistors and terminal resistors in these dividers for various options for selecting these types of resistors. Computer simulations of the calculated matrix current dividers are also performed using the MicroCap 11 program and correctness of the relations and calculations are confirmed. The redundancy coefficients of the obtained resistive matrix current dividers are calculated and there characteristics are com-pared. Recommendations of their application, depending on the requirements are given.

Опис

УДК

Тип документа

Мова

Бібліографічний опис

Азаров О. Д. Резистивні матричні дільники струму для багаторозрядних ЦАП із ваговою надлишковістю [Текст] / О. Д. Азаров, М. Р. Обертюх, С. А. Кирилащук // Інформаційні технології та комп'ютерна інженерія. – 2019. – № 2. – С. 33-39.

Схвалення

Рецензія

Доповнено

Цитується в

Список використаної літератури (4)

  1. Mosley J.D. Self-calibrating 16-bit A/D converter quarantees no missing codes to 50 kHz // EDN. – 1987. – vol. 32, № 2.
  2. Hokazono, K., Kanemoto, D., Pokharel, R., Tomar, A., Kanaya, H., Yoshida, K.. “A low-glitch and small-logic-area Fibonacci Series DAC”. IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS), 2011. Pages: 1-4.
  3. Patent 6130632A US, Int. Cl. H03M 1/10, DIGITALLY SELF-CALIBRATING CURRENTMODE DIA CONVERTER, Ion E. Opris, Cupertino, Calif., Appl. No.: 09/062,157, Filed: Apr. 16, 1998, Date of Patent: Oct. 10, 2000, 11 p.
  4. Patent 7605741B2 US, (51) Int. Cl. H03M I/34 (2006.01), DIGITALLY CORRECTED SAR CONVERTER INCLUDING A CORRECTION DAC, Christopher Peter Hurrell, Cookham (GB), Appl. No.: 11/634,053, Filed: Dec. 5, 2006, Date of Patent: Oct. 20, 2009, 8 p.