Реалізація паралельного оброблення даних на пороговому підсумовувальному пристрої

Abstract

The pipeline processing process is considered, which is based on the algorithm of the threshold parallel adding of array numbers. The pipeline device structure for the threshold parallel data processing is proposed. The results of modeling device on the programmable logic integrated circuits are proponed. The perspective of using designed device in the neural processing is shown